

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addease COMMISSIONER FOR PATENTS PO Box 1430 Alexandria, Virginia 22313-1450 www.webjo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/667,491	09/23/2003	Robert Sheffield	57983.000131	1242	
21967 HUNTON & V	7590 03/22/201 VILLIAMS LLP	1	EXAM	UNER	
INTELLECTUAL PROPERTY DEPARTMENT 1900 K STREET, N.W. SUITE: 1200 WASHINGTON, DC 20006-1109			VAN, I	VAN, LUAN V	
			ART UNIT	PAPER NUMBER	
			1724	1724	
			MAIL DATE	DELIVERY MODE	
			03/22/2011	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.	Applicant(s)		
10/667,491	SHEFFIELD ET AL.		
Examiner	Art Unit		
LUAN V. VAN	1724		

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS,

- WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed
- after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any

earned patent term adjustment.	See 37	GFR 1.7	04(b).
Chatter			

S. Patent and T TOL-326 (F	rademark Office Rev. 08-06) Office Action	Summary Part of Paper No./Mail Date 20110317				
3) Information Information	mation Disclosure Statement(s) (PTO/SB/08) Pr No(s)/Mail Date	5) Notice of Informal Patent Application 6) Other:				
	e of References Cited (PTO-892) to of Drafteperson's Fatent Drawing Review (PTO-941)	4) Interview Summary (PTO-413) Paper Ne(s) Mail Date				
Attachmen	ıt(s)					
* 8	See the attached detailed Office action for a list of t	1.77				
	application from the International Bureau (P					
		documents have been received in this National Stage				
	 Certified copies of the priority documents have Certified copies of the priority documents have 					
	All b) Some * c) None of:					
-	Acknowledgment is made of a claim for foreign price	prity upder 35 U.S.C. & 119(a)-(d) or (f)				
Priority (under 35 U.S.C. § 119					
11)		iner. Note the attached Office Action or form PTO-152.				
		is required if the drawing(s) is objected to. See 37 CFR 1.121(d).				
10,0	Applicant may not request that any objection to the draw					
	The specification is objected to by the Examiner. The drawing(s) filed on is/are: a) ☐ accepte	ad or b\□ objected to by the Examiner				
	•					
Annlicati	ion Papers					
8)	B) Claim(s) are subject to restriction and/or election requirement.					
	7) Claim(s) is/are objected to.					
6)🛛	☐ Claim(s) 1. 2. 4-6, and 19-22 is/are rejected.					
	Claim(s) is/are allowed.					
	4a) Of the above claim(s) is/are withdrawn i					
	Claim(s) 1,2,4-6 and 19-22 is/are pending in the a	oplication.				
Dioposit	ion of Claims	and addyrs, rese e.s. 11, 160 e.a. 216.				
ال(د	closed in accordance with the practice under Exp					
,		ion is non-final. except for formal matters, prosecution as to the merits is				
	Responsive to communication(s) filed on 14 Marc					

Art Unit: 1724

DETAILED ACTION

Response to Amendment

Applicant's amendment of March 14, 2011 does not render the application allowable. Claims 1, 2, 4-6, and 19-22 are pending in the application.

Status of Objections and Rejections

All rejections from the previous office action are maintained.

Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claims 1, 2, 4-6, and 19-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tanaka et al. (US patent 4959507) in view of Nagai et al. (US pub 2002/0155021).

Regarding claims 1 and 21-22, Tanaka et al. teaches a method for forming a bonded ceramic-metal composite substrate, the method comprising the step of: providing a layer of the circuit board 1 having the conductive circuit trace 2 (figure 1) on a surface thereof; and reducing a surface roughness (column 2 lines 23-35) of at least one surface of the conductive circuit trace on the surface of the circuit board layer. The method of Tanaka et al. would improve performance of a signal transmitted via the conductive circuit trace, since the surface roughness of the copper element 2 is reduced. Furthermore, Tanaka et al. teaches that the median surface roughness of the

Art Unit: 1724

copper circuit sheet be not greater than 1 μ m, or equivalent to about 254 microinches, and a maximum surface roughness be not greater than 8 μ m, or equivalent to about 387 microinches (column 3 lines 9-12).

Tanaka et al. differs from the instant claim in that the reference does not explicitly teach the smaller roughness of the instant claim.

Nagai et al. teaches that "[I]arge surface roughness of a copper foil results in the skin effect such that the current of electric signal having 1 GHz or more of frequency locally flows only on the surface of a coil. As a result, the impedance increases and the transmission of high-frequency signals is seriously influenced. Fine surface roughness is, therefore, necessary for conductive material used in a high-frequency circuit. The present inventors examined the relationship between the surface roughness and the high-frequency performance and discovered that 2 micrometer or less of surface roughness [or equivalent to about 80 microinches] in terms of the terms of the ten-point average surface-roughness (Rz) attains the desired high-frequency performance. The fine roughness can be provided by means of producing a wrought copper foil or electrodeposited copper foil under appropriate conditions, or chemically or electrolytically polishing the surface of a copper foil" (paragraph 28).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have reduced the surface roughness in the copper sheet of Tanaka et al., because a smaller surface roughness would improve the high-frequency performance of the device by reducing the impedance, as taught by Nagai et al. (paragraph 28).

Art Unit: 1724

Tanaka et al. is also silent to whether the etching treatment or polishing is performed laterally or transversely with respect to the circuit pattern.

However, since polishing laterally or transversely with respect to the circuit pattern are the only two possible directions, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have tried polishing the circuit pattern of Tanaka et al. either laterally or transversely in order to improve the reliability of the circuit board, as suggested by Tanaka et al. (column 1 lines 43-51). Given these two choices, it would have been obvious to one having ordinary skill in the art to polish either laterally or transversely as these represent a finite number of predictable polishing directions.

Regarding claim 2, Tanaka et al. teaches wherein the step of reducing the surface roughness includes mechanical polishing the at least one surface (column 4 lines 59-64).

Regarding claims 4-5, the grounds of rejection of the instant claims parallel that given above in claim 1.

Regarding claim 6, Tanaka et al. teaches wherein the at least one surface of the conductive circuit trace includes one of a group consisting of: a surface parallel and distal to a surface of the circuit board; a surface parallel and proximal to the surface of the circuit board; and a surface perpendicular to the surface of the circuit board (figure 1).

Regarding claim 19, Tanaka et al. teaches wherein the conductive circuit trace is formed on the surface of the circuit board laver 1 (figure 1).

Art Unit: 1724

Regarding claim 20, Tanaka et al. teaches wherein the conductive circuit trace 2 is bonded (i.e., affixed, column 3 lines 56-60) to the surface of the circuit board layer 1.

Response to Arguments

Applicant's arguments filed on March 14, 2011 have been fully considered but they are not persuasive. In the arguments presented on page 8 of the amendment, the applicant disagrees that polishing laterally or transversely are not the only two possible directions because of the possibility of polishing in circular patterns, spiral patterns, etc. In response, the examiner notes that polishing laterally or transversely does not necessarily mean polishing in a linear fashion but simply suggests a direction of polishing. Therefore, even with circular patterns, spiral patterns, etc., one can polish using these patterns in a lateral or transverse direction. With respect to the argument that the Tanaka et al. and Nagai et al. do not teach that claimed smaller surface roughness limitation, this argument has already been addressed by the BPAI decision filed on September 28, 2010.

Conclusion

THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to LUAN V. VAN whose telephone number is (571)272-8521. The examiner can normally be reached on M-F 9:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nam Nguyen can be reached on 571-272-1342. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.